Cadence Virtuoso overview: Difference between revisions

From ift
m (Added link to another helpful thing / DCoperatingparameters)
No edit summary
Line 6: Line 6:
* 130nm SiGe process from Innovations for High Performance Microelectronics: '''[[ IHP 130nm process ]]'''
* 130nm SiGe process from Innovations for High Performance Microelectronics: '''[[ IHP 130nm process ]]'''
* 350nm  CMOS process from Austria Mikro Systeme: '''[[ AMS 350nm process ]]'''
* 350nm  CMOS process from Austria Mikro Systeme: '''[[ AMS 350nm process ]]'''
= Design entry using schematic capture =
* Make sure you have set correct library.
* Make sure you run virtuoso from the same folder as your 'cds.lib'-folder ('~/LIBRARY_VENDOR/')


= Simulation =
= Simulation =

Revision as of 09:18, 5 September 2022

IC design flow using Cadence

We have access to several silicon technologies from different foundries

Design entry using schematic capture

  • Make sure you have set correct library.
  • Make sure you run virtuoso from the same folder as your 'cds.lib'-folder ('~/LIBRARY_VENDOR/')

Simulation

Virtuoso Testbench

Layout

Layout XL and IHP SG13S

Helpful stuff

MikroserverSetup - setup for easy connection to the mikroservers and Cadence Virtuoso

Transistor operating point printer - Script to extract transistor operating point parameters after simulation.

DCoperatingparameters - Guide for showing transistor operating points in the schematic

ADEXL-butterfly-curves - Howto make DC butterfly curves easily.