PHYS321: Difference between revisions
From ift
mNo edit summary |
|||
| (One intermediate revision by the same user not shown) | |||
| Line 5: | Line 5: | ||
=== Nettressurser === | === Nettressurser === | ||
* [http://www.ecs.umass.edu/ece/koren/arith/simulator/ Arithmetic Algorithms Simulators] | * [http://www.ecs.umass.edu/ece/koren/arith/simulator/ Arithmetic Algorithms Simulators] | ||
* [http://en.wikipedia.org/wiki/Linear_feedback_shift_register Linear feedback shift register] | * [http://en.wikipedia.org/wiki/Linear_feedback_shift_register Linear feedback shift register] | ||
* [https://robey.lag.net/2012/11/14/how-to-add-numbers-2.html How to add numbers (part 2)] | |||
==== Cadence tutorials ==== | ==== Cadence tutorials ==== | ||
| Line 23: | Line 23: | ||
==== Using Vivado ==== | ==== Using Vivado ==== | ||
* [[Install Vivado 2015.4 with free | * [[Install Vivado 2015.4 with free license]] | ||
* [[VGA controller VHDL code]] | * [[VGA controller VHDL code]] | ||
* [[Nexys4_Master.xdc]] | * [[Nexys4_Master.xdc]] | ||
Latest revision as of 08:56, 10 June 2024
Fagressurser for bruk i PHYS321
Fagbøker
Nettressurser
Cadence tutorials
- Inverter eksempel
- Inverter eksempel 1 youtube
- Inverter eksempel 2 youtube
- Inverter eksempel 3 youtube
Digilent Nexys 4
- Install Vivado with free licence
- Getting started
- Vivado - Xilinx Programming Environment - Board files, reference projects, etc
- Nexys 4 Resource center
Using Vivado
- Install Vivado 2015.4 with free license
- VGA controller VHDL code
- Nexys4_Master.xdc
- Using the VGA controller with block ram generator and clock wizard
