Cadence Virtuoso overview

From ift
Revision as of 17:31, 10 October 2014 by Ave082 (talk | contribs)

Analog IC design flow using Cadence from basics(Schematic capture, Netlist extraction, Simulating using ELDO, Layout, Signoff Layout)

TSMC 130nm process

AMS 350nm process

Retrieved from "http://ift.wiki.uib.no/index.php?title=Cadence_Virtuoso_overview&oldid=2034"