Modelsim/Questa: Difference between revisions
m (Oppdatert til bitvis UVVM) |
No edit summary |
||
| Line 1: | Line 1: | ||
[[Simulering av VHDL]] | [[Simulering av VHDL]] | ||
| Line 14: | Line 4: | ||
[[Synthese av VHDL]] | [[Synthese av VHDL]] | ||
== Referanselitteratur == | == Referanselitteratur == | ||
| Line 28: | Line 16: | ||
[http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example] | [http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example] | ||
[http://www.ioenotes.edu.np/media/notes/embedded-system/vhdl.pdf VHDL Quick Start (slides by Ashenden)] | [http://www.ioenotes.edu.np/media/notes/embedded-system/vhdl.pdf VHDL Quick Start (slides by Ashenden)] | ||