Modelsim/Questa: Difference between revisions

From ift
← Older edit
VisualWikitext
mNo edit summary
 
(8 intermediate revisions by 3 users not shown)
Line 1: Line 1:
Mapping av alterabibliotek:
<pre>
vmap cycloneiii /prog/altera/vhdl_libs/cycloneiii
vmap lpm /prog/altera/vhdl_libs/lpm
vmap altera /prog/altera/vhdl_libs/altera
vmap altera_mf /prog/altera/vhdl_libs/altera_mf
</pre>
[[Simulering av VHDL]]
[[Simulering av VHDL]]


Line 14: Line 6:


== Referanselitteratur ==
== Referanselitteratur ==
[[http://en.wikipedia.org/wiki/VHDL Wikipedia:VHDL]]
[http://en.wikipedia.org/wiki/VHDL Wikipedia:VHDL]
 
[http://freerangefactory.org/books_tuts.html Free Range VHDL textbook]
 
[http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example]


[[http://www.ashenden.com.au/ Ashenden Designs]]
[http://www.ioenotes.edu.np/media/notes/embedded-system/vhdl.pdf VHDL Quick Start (slides by Ashenden)]


[[http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example]]
[http://model.com/content/modelsim-pe-simulation-and-debug Modelsim]


[[http://www.ashenden.com.au/designers-guide/VHDL-quick-start.pdf VHDL Quick Start (slides by Ashenden)]]
[http://m.eet.com/media/1151614/23798-46098.pdf 10 tips for generating reusable VHDL]


[[http://model.com/content/modelsim-pe-simulation-and-debug Modelsim]]
[http://www.actel.com/documents/hdlcode_ug.pdf Actel HDL coding Style Guide]


[[http://m.eet.com/media/1151614/23798-46098.pdf 10 tips for generating reusable VHDL]]
[http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html VHDL primer]


[[http://www.actel.com/documents/hdlcode_ug.pdf Actel HDL coding Style Guide]]
[https://bitvis.no/dev-tools/uvvm/ Bitvis Universal VHDL Verification Methodology ]


[[http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html VHDL primer]]
[https://github.com/UVVM Bitvis UVVM på GitHub ]
[[http://bitvis.no/products/bitvis-utility-library/ Bitvis utility library]]


[[Category:Mikroelektronikk]]
[[Category:Mikroelektronikk]]

Latest revision as of 21:13, 4 February 2021

Simulering av VHDL

VHDL Testbenk

Synthese av VHDL

Referanselitteratur

Wikipedia:VHDL

Free Range VHDL textbook

VHDL Tutorial: Learn by Example

VHDL Quick Start (slides by Ashenden)

Modelsim

10 tips for generating reusable VHDL

Actel HDL coding Style Guide

VHDL primer

Bitvis Universal VHDL Verification Methodology

Bitvis UVVM på GitHub

Retrieved from "http://ift.wiki.uib.no/index.php?title=Modelsim/Questa&oldid=2816"