Cadence Virtuoso overview: Difference between revisions
(Replaced content with "=Analog IC design flow using Cadence from basics(Schematic capture, Netlist extraction, Simulating using ELDO, Layout, Signoff Layout)= TSMC 130nm prosess [[ AMS 3...") |
No edit summary |
||
| Line 1: | Line 1: | ||
=Analog IC design flow using Cadence from basics(Schematic capture, Netlist extraction, Simulating using ELDO, Layout, Signoff Layout)= | =Analog IC design flow using Cadence from basics(Schematic capture, Netlist extraction, Simulating using ELDO, Layout, Signoff Layout)= | ||
[[ TSMC 130nm | [[ TSMC 130nm process ]] | ||
[[ AMS 350nm | [[ AMS 350nm process ]] | ||
[[Category:Mikroelektronikk]] | [[Category:Mikroelektronikk]] | ||