User contributions for Ave082

Search for contributionsExpandCollapse
⧼contribs-top⧽
⧼contribs-date⧽
(newest | oldest) View ( | ) (20 | 50 | 100 | 250 | 500)

19 July 2013

27 June 2013

13 June 2013

12 June 2013

6 June 2013

29 May 2013

28 May 2013

27 May 2013

15 March 2010

22 February 2010

17 February 2010

  • 19:4819:48, 17 February 2010 diff hist −23 Synthese av VHDLnull er ikke syntetiserbar i precision, clk=1 and clk'last_value=0 syntetiseres slik at den trigger under hele den høye pulsen, enable_in må være høy for at en skal få noe ut

15 February 2010

14 February 2010

10 February 2010

9 February 2010

8 February 2010

7 February 2010

18 November 2009

(newest | oldest) View ( | ) (20 | 50 | 100 | 250 | 500)