{"batchcomplete":"","continue":{"rccontinue":"2025-12-21 13:39:50+00|3054","continue":"-||"},"query":{"recentchanges":[{"type":"edit","ns":0,"title":"Bitvis UVVM VHDL Verification Component Framework","pageid":481,"revid":2926,"old_revid":2925,"rcid":3064,"timestamp":"2026-03-16T12:45:25Z"},{"type":"edit","ns":0,"title":"Bitvis UVVM VHDL Verification Component Framework","pageid":481,"revid":2925,"old_revid":2903,"rcid":3063,"timestamp":"2026-03-16T12:38:12Z"},{"type":"edit","ns":0,"title":"Main Page","pageid":1,"revid":2924,"old_revid":2852,"rcid":3062,"timestamp":"2026-02-18T13:54:55Z"},{"type":"edit","ns":0,"title":"Simulering av VHDL","pageid":34,"revid":2923,"old_revid":2922,"rcid":3061,"timestamp":"2026-01-19T10:48:26Z"},{"type":"edit","ns":0,"title":"Simulering av VHDL","pageid":34,"revid":2922,"old_revid":2921,"rcid":3060,"timestamp":"2026-01-19T10:46:09Z"},{"type":"edit","ns":0,"title":"Simulering av VHDL","pageid":34,"revid":2921,"old_revid":2904,"rcid":3059,"timestamp":"2026-01-19T10:45:14Z"},{"type":"edit","ns":8,"title":"MediaWiki:Common.css","pageid":471,"revid":2920,"old_revid":2919,"rcid":3058,"timestamp":"2026-01-07T09:10:16Z"},{"type":"edit","ns":8,"title":"MediaWiki:Common.css","pageid":471,"revid":2919,"old_revid":2918,"rcid":3057,"timestamp":"2025-12-21T13:42:20Z"},{"type":"edit","ns":8,"title":"MediaWiki:Common.css","pageid":471,"revid":2918,"old_revid":2917,"rcid":3056,"timestamp":"2025-12-21T13:41:35Z"},{"type":"edit","ns":8,"title":"MediaWiki:Common.css","pageid":471,"revid":2917,"old_revid":2102,"rcid":3055,"timestamp":"2025-12-21T13:40:13Z"}]}}